Improving copper interconnects: a search for useful dopants
Article Abstract:
The need for product improvement of metal interconnects has led the industry to shift from the sputter-deposited and dplasma-etche daluminum alloys to damascene structures, CMP, copper seed layers and copper electroplating. The trend is driven by the higher electrical conductivity of copper which is about 45% higher than Al-Cu. The use of copper requires fewer interconnect levels. Also, copper can display a higher eletromigration rate at surfaces and interfaces. However, the move to a higher current density level may require the use of cadmium and zinc as dopants for copper to improve electromigration resistance with a slight increase in resistivity.
Publication Name: Semiconductor International
Subject: Electronics and electrical industries
ISSN: 0163-3767
Year: 2000
User Contributions:
Comment about this article or add new information about this topic:
Etch tool readiness
Article Abstract:
The factors involved in providing an overall economically viable 300 mm toolset cannot be as easily identified and implemented as the understanding of the advantage associated with its area gain. Tool cost, wafer cost, yield verification and tool qualification are some of the factors that IC manufacturers need to consider to assess economic viability and justify costs. The industry is experiencing an unprecedented level of cooperation among manufacturers and suppliers which, along with improved techniques for development, should keep progress in line with an expected ramp to volume production until 2003.
Publication Name: Semiconductor International
Subject: Electronics and electrical industries
ISSN: 0163-3767
Year: 2000
User Contributions:
Comment about this article or add new information about this topic:
- Abstracts: Clean-coal technologies: a status report. Gas-turbine-based combines-cycle plants. Vendor carries investment in AMR
- Abstracts: Tailoring polymer properties with ion beams. The case for continuous flow transport of wafer carriers
- Abstracts: Interconnect deposition. Ion implantation challenges. Metrology challenges